Drive ASIC design verification across block, subsystem, and SoC levels. Utilize strong SystemVerilog and UVM skills to develop robust test strategies and coverage models, ensuring comprehensive validation. This role focuses on the verification of complex ASIC designs, requiring in-depth knowledge of