Skip to main content

Jobs People Services CV Builder Blog

Connecting talent with opportunities. Jobs, services, and freelance in one place.

Navigation

Search jobs
People
Companies
Services
Talent
Salary Guide
Job Market Report
Industries
Job Market by City
Skills
Professions
Job Market Trends
Remote Jobs
Blog
Employer resources

BeBee

For job seekers
For employers
Offer your services
Find a professional
Bloggers
About
How It Works
Help Center
Premium

Academy & AI

Academy
beBee CV Builder
Learn anything
Skill Gap Analysis
Interview Prep
Career Coach

Legal

Privacy policy
Terms of use
Publisher Opt-Out
support@bebee.com

Log in

Log in
Sign up

© 2026 BeBee. All rights reserved.

Find professionals and candidates java full stack developerAnitha Muralasetti

Anitha Muralasetti

Anitha Muralasetti

Design verification intern

Talent

Kākināda, East GodavariMember since June 19, 2023

·

Hire this person

Send a job offer directly to this candidate

About

Fresher looking for an opportunity in VLSI domain

Reviews

Similar people near Kākināda, East godavari

Mangam Ajay kumar

Cad 2d&3d ,solidworks

Kākināda, East Godavari

Cad 2d&3dsolidworksCATIA V5+10

Ramesh Gadamsetti

Intern

Strong CommunicationGoals and PerformanceRelationship building and Management+4

Maryprasad Bharam

Intern

PythonJavaJava Script+11

Gana Krishna

Intern

HTMLCSSJavaScript

Veera venkata Satya Narayana Dune

Web Development Intern

Kakinada, Andhra Pradesh

PythonExcelHTML+14

Satyameghana Saladi

Campus Ambassador intern

Soil testingpH/EC measurementSolution preparation+16

Other similar people

Kuldeep Kumar

Digital Design & Verification Intern

PythonC++Data Structures & Algorithms (DSA)+6

Mahesh Sankar

RTL Design and Verification Intern

VerilogPythonCadence+4

Avnish Jani

ASIC Design Verification Engineer

Gujrāti, Lalitpur

UNIXWindowsVerilog+27

Preetham Santi

Design verification

Hyderabad, Telangana, India

verilogsystemverilogcadence Xcelium+5

Pradhyum Yemcool

Design Verification

Hyderabad, Hyderabad

Arun Vaishnav

Design Verification Engineer

SystemVerilogVerilogUVM+8