Skip to main content
Bharani V

Bharani V

Electronics and Communication Engineering student with hands-on experience in Digital RTL Design and Verification

Talent
CoimbatoreMember since September 28, 2026
Verilog HDLSystemVerilogGenusInnovusLECRTL VerificationFunctional VerificationTestbench DevelopmentWaveform AnalysisFunctional CoverageLogic Equivalence CheckingFSMMemoryGit
·

Hire this person

Send a job offer directly to this candidate

Verilog HDLSystemVerilogGenusInnovusLEC

About

Electronics and Communication Engineering student with hands-on experience in Digital RTL Design and Verification using Verilog HDL and SystemVerilog. Familiar with RTL simulation, functional verification, testbench development, waveform analysis, functional coverage, and Logic Equivalence Checking using Cadence tools. Seeking a Design Verification Engineer role to contribute to RTL verification, functional validation, debugging, and development of reliable digital designs.

Education

B.E. - Electronics and Communication Engineering - KGISL Institute of Technology, Coimbatore (2023 - 2027)

Higher Secondary Education - HSC - Muthamizh Government Higher Secondary School

Reviews

Related