Design Verification Engineer
Send a job offer directly to this candidate
Design Verification Engineer with 2 years of experience. Worked on protocols like Ethernet, AMBA AHB, CPRI.
Skilled in Verilog, System Verilog, UVM methodology. Have knowledge in Digital Logic design. Good Knowledge on constraint randomization
Graduated M.Tech in 2020, specialized in VLSI Design and Embedded Systems.
