Looking for 8+ yrs of design verification Engineers with below skills RTL design (Verilog HDL) EDA verification experience (NC Verilog) Ability to use Microsoft Office software (Excel, Word, Outlook) Ability to use Linux CUI commands Experience with SV, UVM and SystemVerilog Assertions (SVA) Experie