We are seeking an experienced Design Verification Engineer to join the team. What you'll do Architecture, definitions and documentation of DV in mixed-mode SoCs. Test program definition and implementation Test bench creation in UVM and System Verilog environment Functional verification Regression tr