Design Verification Engineer (SystemVerilog / UVM) Summary We are looking for Design Verification Engineer/s (2+ years of experience) to join our growing hardware verification team. In this role, you will be responsible for verifying complex FPGA and ASIC designs using SystemVerilog and UVM, contrib