United Software Group Inc is seeking a skilled Design Verification Engineer for high-performance ASIC/SoC designs. The ideal candidate will have 4 to 18 years of experience in SystemVerilog and UVM, developing advanced verification environments. This role involves close collaboration with architects