Design Verification Engineer
Send a job offer directly to this candidate
Pursuing Masters in Electrical Engineering from San Jose State University
Holding 4 years of work experience in Design Verification domain.
-Worked on various FPGAs/SoC design verification environment.
-RTL design and synthesis
-UVM
-System Verilog
