USC VLSI Master’s graduate seeking ASIC/CPU Design Verification roles with experience in SystemVerilog, UVM, processor verification, patents, and AI-driven research.
Send a job offer directly to this candidate
Graduate Research Assistant at USC
Computer Architecture Design and Verification
ASIC design
Graduate student at USC
Pursuing master degree of Analytics at USC
USC Junior
Verification Engineer using SV UVM
Design Verification
Design Verification Engineer
INSURANCE VERIFICATION
Verification Specialist
