Advanced SOC/FPGA/AI Fabric chip design to eliminate mask tape out revision such as SerDes, PLL, LSRAM, etc.
BRIEF SELF-INTRODUCTION
Ph.D. in Condensed Matter Physics, Princeton University
M.S. in Solid State Physics, Institute of Physics, Chinese Academy of Sciences
B.S. in Electrical Engineering, Nanchang University
