Senior Physical ASIC Design Implementation Engineer Physical Implementation engineer for full backend (P&R) projects from netlist‑in to GDSII‑out flow, for toplevel chips as well as block‑level blocks in technologies ranging from N3 to 180 nm. This with the full understanding of the complete Cadence