Role Overview Design Verification Engineer with expertise in System Verilog , UVM methodology. Experience in ASIC-Memory Design methodology. DDR protocol knowledge is preferable. This engineer shall collaborate with architects and designers to meet performance and reliability requirements. Mixed sig