The Role: The candidate will design an ultra-low power MLP hardware accelerator for image inference in Verilog. He/She will evaluate PPA parameters and benchmark the design with similar architecture from literature. Building on Openchip’s existing MLP design, the candidate will have the chance to co