A leading chip and silicon IP provider seeks a mid-level Design and Verification Engineer to join their PHY integration team in France. This role focuses on pre-silicon RTL design for PCIe controller Soft IP development and requires strong analytical and problem-solving skills. Candidates should hav