Job Description KEY RESPONSIBLITIES: Full chip level Die size estimation, Floor-planning, Power planning, IO planning, package compatibility, IO ring creation and ESD analysis Full chip Hierarchical planning, block planning , block level constraints, hierarchical clock tree implementation, block int