Role & responsibilities: Module architecture and specification and helping with digital top architecture and specification. Development of RTL using Verilog/System Verilog and doing block level testing before hand-off to verification. Synthesis of RTL and doing quality analysis of netlist clock