Job Description Job Requirements Senior Design Verification Engineer | 4 Years Experience 4 years of experience in ASIC/SoC Design VerificationStrong hands-on experience with SystemVerilog and UVMDeveloped and maintained UVM testbenches, sequences, drivers, monitors, and scoreboardsPerformed block-l