Design Verification Engineer - VLSI/ASIC/FPGA Hardware Experience: 3 - 25 Years Location: Permanent Remote anywhere in the World Contract Length: 6 Months Type: Full time contract (8 hrs/day) Overlap Hours: 4 hrs/day with PST Mandatory Skills: Overall - 5 years of experience. Minimum of 2 years of r