*Job Description** Defect modeling and test methodology development for advanced process nodes, advanced packaging technologies Perform top/block-level DFT insertion including scan compression, boundary scan, 1500 wrapper, ATPG and pattern simulation Verify DFT circuitry and interface with other blo