Define system-level power management architecture and operating modes Define CPU and cluster power states and their coordination mechanisms Define reset flow architecture, including cold and warm reset sequencing and reset-power state interactions Define PM policies, sequencing, and state transition