7 job opportunities for floorplanning in Malaysia updated today
tawaran kerja ditemui
Role Description Carry out backend IC design physical implementation work (aka PNR) for advanced SoC/ASIC designs from SYN to GDS. The candidate must work closely with team members and interact with the product/IP architect, logic design engineer, DFX owner, and design automation engineer to ensure
Job Details: Job Description: In this position, you will be involving in the training, design and development of next generation SOC/CPU for wide range of Intel products. Your responsibilities will include some of the following but not limited to: Creates mask layouts of integrated circuits for a gi
Microchip Technology Inc.Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of
Microchip Technology Inc.Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of
ThunderSoftA technology solutions company in Malaysia is seeking an experienced Physical Design Engineer to drive performance and efficiency in silicon solutions. The role involves responsibilities like full-chip floorplanning, physical implementation, and ensuring timing closure. Candidates should have a back
Job Details: Job Description: Designs, develops, and builds analog circuits in advanced process nodes for analog and mixed-signal IPs. Focus on high speed I/O design including DDR, LPDDR, MIPI and etc. Designs floorplans, performs circuit design, extracts chip parameters, and simulates analog behavi
A leading tech firm in Penang is seeking an experienced physical design engineer with expertise in chip-level floorplanning and timing closure. The ideal candidate will have at least 8 years of experience and proficiency in EDA tools like Design Compiler and Innovus. Strong analytical and problem-so
RM 34,000 – RM 54,000setahun
Estimation confidence: Low
Estimate based on market data. Actual salaries may vary depending on experience, company, and location.
