Responsible for scan insertion, MBIST, ATPG for SOC based design using industry standard EDA tools.<\/span> <\/span><\/span><\/li> Generate test vectors, analyze and improve test coverage, reduce test time and test cost.<\/span> <\/span><\/span><\/li>