*Job Description** Own the top-level integration of internal and third-party IPs into SOC or FPGA platform. Ensure interface compatibility, clock/reset domain correctness. Resolve integration issues including timing, CDC/RDC, and floorplan. Work closely with architect to define specification, suppor