Job Description Familiar with chip digital design flow, including RTL integration, simulation, STA, power analysis and post silicon debugging Low power analysis, including pre-silicon power model creation and big data analysis SoC architecture exploration and performance analysis experience is plus