Minimum Qualifications • Track record of 'first-pass success' in ASIC development cycles. • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. • 8 to 10 years of hands-on experience in SystemVerilog/UVM methodology • Experience