Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 10 years of experience with verification methodologies and languages such as UVM and SystemVerilog. Experience developing and maintaini