Mayank Padiyar

DV trainne

Talent

Indore, Indore districtMember since October 1, 2024

Hire this person

Send a job offer directly to this candidate

About

Seeking opportunities I the field of design and verification to get more and more exposure of my filed

Experience

A B.E. final year engineering students interested in DV domain.

Education

Bachelor's of engineering in electronics and Telecommunication engineering (2021-2025)

Reviews

Similar people near Indore, Indore district

Dheeraj Patidar

Talent

Frontend / React Developer

Indore, Indore district

Vijay Vaishnav

Talent

Data Scientist

Indore, Indore district

Sourabh Solanki

Talent

Kitchen design

Indore, Indore district

Pankaj Notani

Talent

Sustainability

Indore, Indore district

Prachi Singh

Talent

MERN Stack Developer | Web Development

Indore, Indore district

Ayushi Tiwari

Talent

BIM Architect

Indore, Indore district

Other similar people

Prabhavati Biradar

Talent

Vlsi,dv,embedded

Bengaluru, Bengaluru Urban

Arun Kumar Madupathi

Talent

DV Trainee at Vlsi first Hyderabad | VLSI FIRST

Hyderabad, Hyderabad

Sastry Puranapanda

Talent

Principal Engineer

Hyderabad, Hyderabad

Principal EngineerVerilog HDLSystem Verilog HDL+27

Zeeshan Hussain

Talent

Sr. Verification Engineer | CPU DV | RISC-V (IMFDC) | LSU | CPU µArch, Caches, Coherency

Bengaluru

AssemblyVerilogSystem Verilog+10

Pranali Sarate

Talent

Detail-oriented VLSI Engineer with hands-on experience in RTL Design, Digital Design, and pre-silicon Design Verification (DV)

Bengaluru/Bangalore

VerilogSystem VerilogPython+7

Pranali Sarate

Talent

Detail-oriented VLSI Engineer with hands-on experience in RTL Design, Digital Design, and pre-silicon Design Verification (DV)

Mumbai Suburban

VerilogSystem VerilogPython+11