*STA Engineer** *Bay Area, CA – onsite** *Contract** *KEY RESPONSIBILITIES:** Developing block and SoC timing constraints, full chip STA setup and signoff of multi-corner multi-voltage designs. Owning timing flow and execution to meet SoC timing requirements including timing budgeting, repeater plan