Tarak Bathineni

USC VLSI Master’s graduate seeking ASIC/CPU Design Verification roles with experience in SystemVerilog, UVM, processor verification, patents, and AI-driven research.

Talent

Los AngelesMember since May 27, 2026

Hire this person

Send a job offer directly to this candidate

Reviews

Similar people near Los angeles

Mehul Kumar

Talent

Computer Architecture Design and Verification

Los Angeles, Los Angeles

Tina Khezresmaeilzadeh

Talent

Graduate Research Assistant at USC

Los Angeles, Los Angeles

Chun-Ju Lin

Talent

ASIC design

Pasadena, Los Angeles

Pooja Ravindra

Talent

Graduate student at USC

Los Angeles, Los Angeles

Tinghuan Li

Talent

Pursuing master degree of Analytics at USC

Los Angeles, Los Angeles

Sophie Levy

Talent

USC Junior

Los Angeles

Microphone placementsHeadphone mixesEmail campaigns+17

Other similar people

Mahantesh Udikeri

Talent

Verification Engineer using SV UVM

Santa Clara, Santa Clara

Mitali Bhojwani

Talent

Design Verification

Jersey City, City of Jersey City, Hudson

Purvin Talati

Talent

Design Verification Engineer

San Jose, Santa Clara

Amogh Thakur

Talent

Design Verification Engineer

Portland

SystemVerilogVerilogPython+10

Bilal Khan

Talent

Design Verification Engineer

Santa Clara, Santa Clara

Jessica Williams

Talent

INSURANCE VERIFICATION

Dependable, punctual, and adaptableAbility to work in a fast-paced environmentExcellent communication and organizational skills+4