Ajith Pulipaka

M.Tech VLSI Design | Semiconductor Engineering | RTL Design | Functional Verification | Linux

Talent

HyderabadMember since July 19, 2026

·

Hire this person

Send a job offer directly to this candidate

Reviews

Similar people near Hyderabad

S. Hari

VLSI Design Verification Engineer

Hyderabad, Telangana

VerilogSystem VerilogRTL Design+9

Harrathi Reddy

VLSI Design and Verification

Hyderabad, Hyderabad

Inder Jeeth Kaur

VLSI Physical Verification Engineer

Kishore Kumar Natam

Design verification engineer

Hyderabad, Hyderabad

Prathyusha G

Design verification Engineer

SystemVerilogUVMAssertions+13

Pradhyum Yemcool

Design Verification

Hyderabad, Hyderabad

Other similar people

Sowmya R

VLSI/RTL Verification Engineer

VerilogSystemVerilogUVM+10

Vimal Kamaraj

VLSI Engineer with M.Tech in VLSI Design

Bengaluru, Bengaluru Urban

Cadence Virtuoso (XL)CalibreDRC+7

Prateek Sharma

RTL Design and Verification Engineer

VerilogSystemVerilogXilinx Vivado+7

Manasa Deepa

Rtl designer and verification engineer

VerilogEmbedded SystemsLeadership

Pavan V S

VLSI Design & Verification

VerilogSystemVerilogUVM

Yash Satone

VLSI Design Verification Engineer

VLSI Design Verification Engineer